| dc.contributor.advisor |
Wonnacott, David G. |
|
| dc.contributor.author |
Lutze, Solomon |
|
| dc.date.accessioned |
2011-10-18T20:04:45Z |
|
| dc.date.available |
2011-10-18T20:04:45Z |
|
| dc.date.issued |
2011 |
|
| dc.identifier.uri |
http://hdl.handle.net/10066/7571 |
|
| dc.description.abstract |
This paper surveys methods of microprocessor optimization, particularly pipelining, which is ubiquitous in modern chips. Pipelining is a method of executing instructions in stages, so multiple instructions can be operating in the pipeline simultaneously and allow the chip to use its resources more
efficiently. This system creates hazards, which are potential incorrect
answers: these can be structural hazards (insufficient logical hardware to process all queued instructions), data hazards (data is read, written, and
overwritten incorrectly), or branch hazards (the pipeline does not know whether to load target or fall-through instructions). These complexities slow down the pipeline, so in order to improve speed against all constraints, additional hardware (and therefore extra energy and heat) are required to detect potential hazards and resolve them. This work informs
our study of an architecture, conceived of by Dave Wonnacott, that has a more complex and subdivided instruction set. This shifts much of the
complexity from hardware to compiler design, which allows for smaller
chips. Smaller chips have lower heat and energy costs, which is itself valuable but also creates the potential for running multiple chips at the same cost as one larger (pipelined) chip. |
en |
| dc.description.provenance |
Submitted by Haverford Student (library@haverford.edu) on 2011-10-18T17:30:00Z
No. of bitstreams: 2
2011LutzeS_release.pdf: 83354 bytes, checksum: 8fc16e738dbf1369a9fe700d06dbffbe (MD5)
2011LutzeS_thesis.pdf: 134369 bytes, checksum: 05cdc118756219479434cf2cfa8a57e4 (MD5) |
en |
| dc.description.provenance |
Made available in DSpace on 2011-10-18T20:04:45Z (GMT). No. of bitstreams: 2
2011LutzeS_release.pdf: 83354 bytes, checksum: 8fc16e738dbf1369a9fe700d06dbffbe (MD5)
2011LutzeS_thesis.pdf: 134369 bytes, checksum: 05cdc118756219479434cf2cfa8a57e4 (MD5) |
en |
| dc.description.sponsorship |
Haverford College. Dept. of Computer Science |
en |
| dc.language.iso |
en_US |
en |
| dc.rights.uri |
http://creativecommons.org/licenses/by-nc/3.0/us/ |
|
| dc.subject.lcsh |
Pipelining (Electronics) |
|
| dc.subject.lcsh |
Microprocessors -- Design |
|
| dc.title |
Pipelining: Hazards, Methods of Optimization, and a Potential Low-Power Alternative |
en |
| dc.type |
Thesis (B.S.) |
en |